

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|----------------------|----------------------|-------------------------|------------------|
| 10/626,592 | 07/25/2003 | Takeshi Matsunaga | 240900US2S | 9746 |
| 22850 | 7590 06/01/2006 | | EXAMINER | |
| OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. | | | FENTY, JESSE A | |
| 1940 DUKE S ALEXANDRI | 1REE1 A, VA 22314 | | ART UNIT PAPER NUMBER | |
| | | | 2815 | |
| | | | DATE MAILED: 06/01/2006 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application No. | Applicant(a) | | | |
|---|---|---------------------------------|------------------------------|--|--|--|
| Office Action Summary | | Application No. | Applicant(s) | | | |
| | | 10/626,592 | MATSUNAGA ET AL. | | | |
| | | Examiner | Art Unit | | | |
| <u>.</u> | | Jesse A. Fenty | 2815 | | | |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | |
| Status | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on 28 Fe | ebruary 2006. | | | | |
| 7— | This action is FINAL. 2b) ☐ This action is non-final. | | | | | |
| 3) | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | |
| Disposit | ion of Claims | | | | | |
| 4)⊠ | 4)⊠ Claim(s) <u>1-13</u> is/are pending in the application. | | | | | |
| | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5)⊠ Claim(s) <u>13</u> is/are allowed. | | | | | | |
| · · · | Claim(s) <u>1,3,5,7 and 11</u> is/are rejected. | | | | | |
| • | Claim(s) <u>2, 4, 6, 8-10, 12</u> is/are objected to. | I | | | | |
| 8) | Claim(s) are subject to restriction and/o | r election requirement. | | | | |
| Applicat | ion Papers | | | | | |
| 9) The specification is objected to by the Examiner. | | | | | | |
| 10) | The drawing(s) filed on is/are: a) acc | epted or b)☐ objected to by the | Examiner. | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | |
| Priority (| under 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: | | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | | |
| 2. Certified copies of the priority documents have been received in Application No | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | | |
| application from the International Bureau (PCT Rule 17.2(a)). | | | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. | | | | | | |
| | | | | | | |
| | | | | | | |
| Attachment(s) | | | | | | |
| 1) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Apper No(s)/Mail Date | | | | | | |
| 3) 🔲 Info | mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) Notice of Informal I | Patent Application (PTO-152) | | | |
| Pap | er No(s)/Mail Date | 6) | | | | |

Application/Control Number: 10/626,592

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 7 and 11 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamada et al. (US 2001/0025973 A1).

In re claim 1, Yamada discloses a semiconductor device comprising:

a multilayer wiring structure including a plurality of wiring layers formed on a substrate;

a capacitor arranged in a predetermined wiring layer in the multilayer wiring structure and including a lower electrode (33a), a dielectric film (33b), and an upper electrode (33c);

a first via (35) formed in the predetermined wiring layer and connected directly to a top surface of the upper electrode of the capacitor; and

a second via (38) formed in an overlying wiring layer stacked on the predetermined wiring layer, the second via being connected directly on the first via and the second via being connected to a wiring (39) formed in the overlying wiring layer.

Application/Control Number: 10/626,592

Art Unit: 2815

In re claim 7, Yamada discloses the device of claim 1, wherein the overlying wiring layer has a wiring connected to a top of the second via and buried in a surface of the overlying wiring layer.

In re claim 11, Yamada discloses the device of claim 1, wherein the lower electrode of the capacitor is connected to a wiring buried in a surface of an underlying wiring layer formed under the predetermined wiring layer in which the capacitor is formed.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada as applied to claim 1 above, and further in view of Kajita et al. (US 2002/0153554 A1).

In re claim 3, Yamada discloses the device of claim 1, but does not expressly disclose the predetermined wiring layer having a third via formed on the lower electrode and a wiring connected to the third via and buried in a surface of the predetermined wiring layer. Kajita (e.g., Fig. 1F) discloses such a structure comprising a via and wiring (14d) connected to the lower capacitor electrode. It would have been obvious for one skilled in the art at the time of the invention to connect a wiring to the lower electrode as

disclosed by Kajita for the device of Yamada for the purpose, for example, of having all the contacts on the same surface, thus further streamlining the capacitor structure.

In re claim 5, Yamada in view of Kajita discloses the device of claim 3, Claim 5 wherein the wiring comprises copper, and a copper diffusion stopper film (13) is formed on the surface of the predetermined wiring layer to prevent diffusion of the copper forming the wiring.

Allowable Subject Matter

Claims 2, 4, 6, 8-10 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 13 is allowed.

The following is a statement of reasons for the indication of allowable subject matter: The semiconductor capacitor structure comprising at least a first via formed in the predetermined wiring layer and connected directly to a top surface of the upper electrode of a capacitor; and

a second via formed in an overlying wiring layer stacked on the predetermined wiring layer, the second via being connected directly on the first via and wherein the first via is formed to have a larger cross section than that of the second via is neither anticipated nor obvious over the prior art of record

Response to Arguments

Applicant's arguments with respect to claims 1-13 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 571-272-1729. The examiner can normally be reached on M-F 5/4.

Application/Control Number: 10/626,592 Page 6

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Jesse A. Fenty AU 2815

> JEROME JACKSON PRIMARY EXAMINER